FORM PTO-1449 LIST OF DOCUMENTS CITED BY APPLICANT	Atty. Docket No. XA-9673A	Appln. No. 10/751,402
	Applicant Hiroyuki MIZUNO et al.	
	Filing Date HEREWITH	Group

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub-class	Filing Date
SD	AA	4,973,864	11/90	Nogami	307	530	
SD	AB	5,854,562	12/98	Toyoshima et al.	327	55	
SD	AC	5,386,394	1/95	Kawahara et al.	365	208	
SD	AD	5,526,313	1/96	Etoh et al.	365	205	
SD	AE	5,457,657	10/95	Suh	365	205	
SD	AF	4,777,625	10/88	Sakui et al.	365	207	
SD	AG	5,274,598	12/93	Fujii et al.	365	205	
SD	AH	5,495,440	2/96	Asakura	365	149	
SD	AI	5,917,745	6/99	Fujii	365	63	
SD	AJ	5,978,255	11/99	Naritake	365	149	
SD	AK	5,995,403	11/99	Naritake	365	63	

FOREIGN PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Country	Class	Sub-class	Translation
SD	AL	5-109272	4/30/93	JAPAN			abstract
SD	AM	64-1195	1/5/89	JAPAN			abstract
	AN						
	AO						
	AP						

OTHER (including author, title, date, pertinent pages, etc.)

SD	AQ	Lee, K-C., et al., "Low Voltage High Speed Circuit Designs for Giga-bit DRAMs", *1996 Symposium on VLSI Circuits Digest of Technical Papers*, 1996, pp. 104-105.
SD	AR	Itoh, Kiyoo, *VLSI Memory Design*, Baifukan, 1994, pp. 162-163.
	AS	

Examiner	Date Considered
SON DINH	1/7/05

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.